An Application Specific Network-on-Chip (ASNOC) Design With Binary Tree Architecture

An Application Specific Network-on-Chip (ASNOC) Design With Binary Tree Architecture

碩士 === 國立高雄應用科技大學 === 電子與資訊工程研究所碩士班 === 93 === In this thesis, a methodology based on a mix-mode interconnection architecture is proposed for constructing an application specific network on chip (ASNOC). The proposed architecture makes use of a globally asynchronous communication network and a local...

Full description

Bibliographic Details
Main Authors:	Win-Hsien Huang, 黃文賢
Other Authors:	Yuan-Long Jeang
Format:	Others
Language:	zh-TW
Published:	2005
Online Access:	http://ndltd.ncl.edu.tw/handle/77832969919059817836

Similar Items

An Adaptive Router Design and Simulation Based on Mesh-tree Architecture For Network-on-a-chip
by: Chung-Wei Hung, et al.
Published: (2008)

Design of Buffer Clock-Gating Architecture for Network-on-Chip
by: Chi-Han Huang, et al.
Published: (2011)

Algorithm and Hardware Architecture Design of Embedded Compression Engine for LCD TV System-on-a-Chip
by: Keng-Hsien Huang, et al.
Published: (2009)

A Switch for Tree-Based Routing Architectures in On-Chip Networks
by: Po-Hung Chen, et al.
Published: (2005)

The Design and Verification of a Switch Architecture for Network-on-chip
by: Chin-wen Lee, et al.
Published: (2011)

Packet-Based Shared Link Architecture Design for Network on Chip
by: Pin-Zhang Huang, et al.
Published: (2006)

Designing area optimized application-specific network-on-chip architectures while providing hard QoS guarantees.
by: Sajid Gul Khawaja, et al.
Published: (2015-01-01)

Networks-on-chip: modeling, system-level abstraction, and application-specific architecture customization.
by: Morgan, Ahmed Abdel Fattah Hassan
Published: (2011)

Switch Architecture Design for 3D Networks-on-Chip Application
by: Yun-Yuan Zeng, et al.
Published: (2011)

Design of Packet Codec Architecture and Self-Healing Mechanism for Network-on-Chip
by: Chi-Han Huang, et al.
Published: (2017)

Design of Reliable and Secure Network-On-Chip Architectures
by: Ancajas, Dean Michael B
Published: (2015)

Design of Self-Repair Architecture for Network-on-Chip
by: kuan-yu chen, et al.
Published: (2016)

Architecture and physical design for advanced networks-on-chip
by: Jang, Woo Young
Published: (2011)

Architectural Design and Analysis for Optical Network on Chip
by: Yang, Tsung Ying, et al.
Published: (2011)

Architectures and Design Automation for Photonic Networks On Chip
by: Hendry, Gilbert R.
Published: (2011)

Thermal-Aware Router-Sharing Architecture for 3D Network-on-Chip Designs
by: Yong-Ruei Huang, et al.
Published: (2010)

Ant-Colony Optimization-based Adaptive Routing Algorithms and Architectures in Network-on-Chips Systems
by: Hsien-Kai Hsin, et al.
Published: (2014)

Design and Evaluation of Network-on-Chip Architectures for SoC Design
by: Chia-Ming Wu, et al.
Published: (2009)

Design of Adaptive Instruction Codec Architecture for Network-on-Chip
by: Jhen-Syuan Chen, et al.
Published: (2014)

Low Power Network-on-Chip Switch Architecture Design
by: Ju-Yueh Lee, et al.
Published: (2006)

Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
by: Sao-Jie Chen, et al.
Published: (2012-01-01)

Tailoring Network-on-Chip to Low-Power Application-Specific System-on-Chip
by: Kuei-Chung Chang, et al.
Published: (2007)

Hierarchical Architecture for Network-on-Chip Platform
by: Huang-Kai Lin, et al.
Published: (2008)

A modular approach to fault-tolerant binary tree architectures /
by: Hassan, Abu S.M. (Abu Saleem Mahmudul)
Published: (1984)

An Efficient Augmented Reality Architecture by Binary Tree and Optical Flow
by: Chao-Hsiang Chang, et al.
Published: (2009)

The Design and Implementation of DCT/IDCT Chip with Novel Architecture
by: Huang Chih-Sheng, et al.
Published: (1999)

Crossbar Arbitration for Tree-Based Routing Switchesin On-Chip Networks
by: Han-Hsien Weng, et al.
Published: (2010)

Expansible Network-on-Chip Architecture
by: PIRES, I. L. P., et al.
Published: (2018-05-01)

On-chip networks for manycore architecture
by: Cho, Myong Hyon, Ph. D. Massachusetts Institute of Technology
Published: (2014)

Design a High Performance On-chip Interconnection Network for Thousand Many-core Architecture
by: Yan-Wen Peng, et al.
Published: (2012)

An Efficient Routing Strategy for Networks-on-Chip with the Dynamic Architecture of the Switch
by: Min-Xuan Huang, et al.
Published: (2007)

Design and Evaluation of Scheduling for Circuit-Switched Network-on-Chip Architectures
by: Jun-Hui Lee, et al.
Published: (2007)

Design Performance Enhancement Mechanisms for the On-Chip Network of the Multicore Architecture
by: Teng-Yao Hsu, et al.
Published: (2017)

Design and Performance Evaluation of Network-on-Chip Communication Protocols and Architectures
by: Concer, Nicola <1980>
Published: (2009)

Design and Implementation of a Multicast Router for Network-on-Chip Architectures
by: Zhi-Hong Ye, et al.
Published: (2011)

Design and Evaluation of Fault-Tolerant Routing for Network-on-Chip Architectures
by: Wen-Shu Chen, et al.
Published: (2009)

Design of a Network-on-Chip Architecture with Dynamically Reconfigurable Channels
by: Shih-Hsin Lo, et al.
Published: (2009)

Optimizing Network-on-Chip Designs for Heterogeneous Many-Core Architectures
by: Le, Tung Thanh
Published: (2019)

Design of Tree-Based Routing for 3D Mesh On-Chip Networks
by: En-Chiang Weng, et al.
Published: (2012)

Design and Implementation of A Tree-based Routing Switch for On-Chip-Networks
by: Tat-Seng Chang, et al.

Cannot write session to /tmp/vufind_sessions/sess_e3b3iv4u3tgf0q5n9begoooe3u