The Circuit Path Delay Identification Framework
碩士 === 大葉大學 === 資訊工程學系碩士班 === 93 === IR-drop is a well-known signal integrity issue in very deep submicron technology. The voltage drop does not only induce circuit delay but also reduce the circuit noise margin from lower supply voltage and bring reliability issue from electromigration. In this the...
Main Authors: | Wei-Chih Shen, 沈威志 |
---|---|
Other Authors: | Ching-Hwa Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33575445513437117841 |
Similar Items
-
Automated diagnosis of path delay faults in digital integrated circuits
by: Pant, Pankaj
Published: (2007) -
Randomized algorithms in path sensitization for circuit optimization and delay fault tolerance
by: Wessels, David Martin
Published: (2015) -
Study of LCD Driver Circuit
by: Yen-Chih Shen, et al.
Published: (2008) -
A Study of Comparing Path Delay Faults in RTL and Gate-level Circuits
by: Hsing-Yen Lee, et al.
Published: (2007) -
TRANS: A Fast Path Delay Fault Simulator Based on Path Identification Technique
by: Lin Meng Chyi, et al.
Published: (1993)