Design a Parallel Hardware for Implementing Virtual B+ Search Tree
碩士 === 中華大學 === 資訊工程學系碩士班 === 93 === 1.1 Research Motivations and Goal As computer technology have a great improvement in hardware performance and physical size, The major components of computer system are getting cheaper. Everybody use the computer network for every minute and every moment on the w...
Main Authors: | KUANG-LING CHIU, 丘廣嶺 |
---|---|
Other Authors: | Wen-Lung Shu |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76516648470319140955 |
Similar Items
-
Hardware Architecture Design and Implementation of the MIMO Tree Search with MMSE Preprocessing Detector
by: Chia-Hsiang Hwung, et al.
Published: (2013) -
The Design and Analysis of Parallel Tree-Searching Algorithms
by: 賴焜泰
Published: (1998) -
Hardware Improvement for the Soft-Output MIMO Detection with Parallel Tree Traversals and ML Enhancement
by: KO, YI-KUANG, et al.
Published: (2017) -
Hardware Architecture Design and Implementation of the Tree Search Detection for the 3-Mode MIMO-OFDM System with Alamouti STBC
by: Shing-You Lung, et al.
Published: (2014) -
Hardware Architecture Design and Implementation of Parallel Multi-Tree Traversals for Soft-Output MIMO Detection of 256-QAM Signals
by: TENG,YUN-CHUAN, et al.
Published: (2016)