Design and implementation of An Efficient Systolic Architecture for the Delay LMS Adapter Filter
碩士 === 長庚大學 === 電子工程研究所 === 93 === Selecting optimized binary tree structure and inserting the delay element every 2P tap to construct the systolic array suitable for hardware design are investigated in this thesis. We develop an efficient systolic architecture for the delay least-mean-square (DLMS)...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2005
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/81766103738893586249 |