Design wrapper with Low Area and Test Power Consumption
碩士 === 長庚大學 === 電子工程研究所 === 93 === With the advent of deep submicron technology, and SoC design, complicated circuit systems are always implemented with System-on-Chip, which integrates many different cores with different functions. Under SoC Design, we often use well-designed IP to set up a system...
Main Authors: | Chia-Wei Yeh, 葉家瑋 |
---|---|
Other Authors: | Shing-Chung Liang |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29820007967183664988 |
Similar Items
-
Test Wrapper Design and Automation for System-On-Chip
by: Hsin-Jung Huang, et al.
Published: (2001) -
A Test Controller Compiler for System-on-Chip Design with Test Wrapper
by: Jeng-Bin Chen, et al.
Published: (2001) -
Design of Test Wrapper Scan Chain Based on Differential Evolution
by: Aijun Zhu, et al.
Published: (2013-08-01) -
IEEE 1500 Compatible Test Wrapper Design and Validation for At-Speed Delay Testing
by: Tsung-Ping Kao, et al.
Published: (2007) -
A WRAPPER FOR LOW-POWER ERROR-CORRECTING DATA TRANSMISSION IN ON-CHIP NETWORKS
by: Ying-Ming Huang, et al.
Published: (2006)