An On-Chip Crossroad Communication Architecture for Low Power Embedded Systems
碩士 === 國立中正大學 === 資訊工程所 === 93 === As the number of cores on a chip increases, power consumed by the communication structures takes significant portion of the overall power-budget. The individual components of the SoCs will be heterogeneous in nature with widely varying functionality and communicati...
Main Authors: | Jih-sheng Shen, 沈日昇 |
---|---|
Other Authors: | Tien-fu Chen |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00423840281880272897 |
Similar Items
-
Learning-Based Reconfiguration of Network-on-Chip for Varying Processing Requirements
by: Jih-Sheng Shen, et al.
Published: (2013) -
Optimizing the on-chip communication architecture of low power Systems-on-Chip in Deep Sub-Micron technology
by: Leroy, Anthony
Published: (2006) -
Optimizing the on-chip communication architecture of low power Systems-on-Chip in Deep Sub-Micron technology
by: Leroy, Anthony
Published: (2006) -
On-Chip Memory Architecture Exploration Of Embedded System On Chip
by: Kumar, T S Rajesh
Published: (2010) -
A Summary of the Special Issue “Emerging Network-on-Chip Architectures for Low Power Embedded Systems”
by: Davide Patti
Published: (2017-06-01)