An Implementation of An Evolvable Hardware And Application To Pattern Recognition

碩士 === 國立雲林科技大學 === 資訊管理系碩士班 === 92 === Artificial neuromolecular system (ANM) is a self-organizing learning, multilevel neuromolecular information processing model. An earlier study is to implement it on digital circuits, but it is still a computer simulation model. However, it is time-consuming t...

Full description

Bibliographic Details
Main Authors: Thao-wen Shao, 邵朝文
Other Authors: Jong-Chen Cnen
Format: Others
Language:zh-TW
Online Access:http://ndltd.ncl.edu.tw/handle/51118106833473907520
id ndltd-TW-092YUNT5396009
record_format oai_dc
spelling ndltd-TW-092YUNT53960092015-10-13T13:08:17Z http://ndltd.ncl.edu.tw/handle/51118106833473907520 An Implementation of An Evolvable Hardware And Application To Pattern Recognition 可演化式學習之硬體實作及在圖形辨別上的應用 Thao-wen Shao 邵朝文 碩士 國立雲林科技大學 資訊管理系碩士班 92 Artificial neuromolecular system (ANM) is a self-organizing learning, multilevel neuromolecular information processing model. An earlier study is to implement it on digital circuits, but it is still a computer simulation model. However, it is time-consuming to perform computer simulation of the mode. The objective of this study is to fully implement the model on on FPGA chip. The implementation of this model on Hardware circuits has significant self-organizing learning. The model implemented on digital circuits was tested on the Altera Emulation Board. Two experiments were performed. The experiment result showed that the Hardware system has good learning capability. Finally, the Hardware system demonstrated good tolerance capability in dealing with spatial noises. Jong-Chen Cnen 陳重臣 學位論文 ; thesis 84 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立雲林科技大學 === 資訊管理系碩士班 === 92 === Artificial neuromolecular system (ANM) is a self-organizing learning, multilevel neuromolecular information processing model. An earlier study is to implement it on digital circuits, but it is still a computer simulation model. However, it is time-consuming to perform computer simulation of the mode. The objective of this study is to fully implement the model on on FPGA chip. The implementation of this model on Hardware circuits has significant self-organizing learning. The model implemented on digital circuits was tested on the Altera Emulation Board. Two experiments were performed. The experiment result showed that the Hardware system has good learning capability. Finally, the Hardware system demonstrated good tolerance capability in dealing with spatial noises.
author2 Jong-Chen Cnen
author_facet Jong-Chen Cnen
Thao-wen Shao
邵朝文
author Thao-wen Shao
邵朝文
spellingShingle Thao-wen Shao
邵朝文
An Implementation of An Evolvable Hardware And Application To Pattern Recognition
author_sort Thao-wen Shao
title An Implementation of An Evolvable Hardware And Application To Pattern Recognition
title_short An Implementation of An Evolvable Hardware And Application To Pattern Recognition
title_full An Implementation of An Evolvable Hardware And Application To Pattern Recognition
title_fullStr An Implementation of An Evolvable Hardware And Application To Pattern Recognition
title_full_unstemmed An Implementation of An Evolvable Hardware And Application To Pattern Recognition
title_sort implementation of an evolvable hardware and application to pattern recognition
url http://ndltd.ncl.edu.tw/handle/51118106833473907520
work_keys_str_mv AT thaowenshao animplementationofanevolvablehardwareandapplicationtopatternrecognition
AT shàocháowén animplementationofanevolvablehardwareandapplicationtopatternrecognition
AT thaowenshao kěyǎnhuàshìxuéxízhīyìngtǐshízuòjízàitúxíngbiànbiéshàngdeyīngyòng
AT shàocháowén kěyǎnhuàshìxuéxízhīyìngtǐshízuòjízàitúxíngbiànbiéshàngdeyīngyòng
AT thaowenshao implementationofanevolvablehardwareandapplicationtopatternrecognition
AT shàocháowén implementationofanevolvablehardwareandapplicationtopatternrecognition
_version_ 1717732564735623168