AREA-EFFICIENT FPGA IMPLEMENTATION OF RADIX-4 PIPELINED FAST FOURIER TRANSFORM PROCESSOR
碩士 === 大同大學 === 通訊工程研究所 === 92 === This paper introduces several algorithms and compares the computational complexity first. Second, we introduce two FFT (Fast Fourier Transform) architectures and it includes of pipelined based architecture and memory based architecture. Because we cost a lot of are...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2004
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/83088169435048312325 |