Analog Device Functions on Deep Submicron NMOSFET with Channel Engineering for Mixed Mode Applications
碩士 === 國立臺北科技大學 === 機電整合研究所 === 92 === Pocket or halo designs used in high performance digital MOSFET is commonly regarded as it can degrade analog device performance. This report presents a new phenomenon that the heavy pocket implantation will improve the output resistance and Early vol...
Main Authors: | Yao-De Zeng, 曾耀德 |
---|---|
Other Authors: | Heng-Sheng Huang |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96835063999317523733 |
Similar Items
-
study of indium super-steep-retrograde for deep submicron nMOSFET
by: Yao-jen Lee, et al.
Published: (2000) -
A Study of Deep Submicron SOI NMOSFET's
by: Sung-Dtr Wu, et al.
Published: (2000) -
Modeling velocity overshoot for deep-submicron VLSI MOS devices
by: Chang,Yao-wen, et al.
Published: (1996) -
A Metrology to Explore Collar TEOS Integrity of Deep-Submicron DT DRAM Capacitor with a Vertical Parasitic NMOSFET
by: Ming-Hsien Weng, et al.
Published: (2007) -
Deep submicron process and device simulation
by: Su, Ching-Hou, et al.
Published: (1997)