Studies on Turbo Decoder Hardware, Interleaver Design, and the Termination of Iteration Process
碩士 === 國立臺灣科技大學 === 電機工程系 === 92 === This research focuses on turbo decoder hardware and interleaver design and the termination of iteration process. One of the research objectives is to design an interleaver that rivals the standard interleaver in boosting decoding performance but surpasses the sta...
Main Authors: | Chun-Hung Liu, 劉峻宏 |
---|---|
Other Authors: | Nai-Jian Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/12150615602172152047 |
Similar Items
-
Design and Implementation of Turbo Decoder and Interleaver for UMTS
by: Hsiao, Cheng-Yueh, et al.
Published: (2002) -
The research and hardware design of Turbo decoder
by: Chiu-Yuan Chen, et al.
Published: (2005) -
Designing Optimized parallel interleaver architecture for Turbo and LDPC decoders
by: Rehman, Saeed Ur
Published: (2014) -
Turbo Decoder with Parallel Architecture and Contention-Free Interleaver
by: Wong, Cheng-Chi, et al.
Published: (2010) -
Iteration Stopping Algorithms for Turbo Decoding
by: Si-Han Yu, et al.
Published: (2002)