Floorplan and Power/Ground Network Co-Synthesis
碩士 === 國立臺灣大學 === 電子工程學研究所 === 92 === In nanometer technology, the metal width is decreasing with the length increasing, making the resistance along the power line increasing substantially. Thinner wires with a lower supply voltage increase the possibility of functional failures due to the excessive...
Main Authors: | Jung-Cheng Lin, 林容正 |
---|---|
Other Authors: | Yao-Wen Chang |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/y8hrf9 |
Similar Items
-
Simultaneous Floorplanning and Power/Ground Network Synthesis
by: 楊士賢
Published: (2003) -
Floorplan and Power/Ground Network Co-Synthesis for Fast Design Convergence
by: Chen-Wei Liu, et al.
Published: (2005) -
Floorplan and Power/Ground Network Co-Synthesis for MultipleSupply Voltage Designs
by: Meng-Xiang Lee, et al.
Published: (2008) -
Floorplan-Based Power/Ground Network Synthesis Using Lookup Tables
by: Tai-wei Kung, et al.
Published: (2006) -
Fast Power/Ground Distribution Network Synthesis for Signal Integrity-Driven Floorplanning
by: Su-Wei Wu, et al.
Published: (2002)