A 6-bit Pipelined Analog-to-Digital Converter with Open-Loop Residue Amplification and Digital Self-Calibration
碩士 === 國立臺灣大學 === 電子工程學研究所 === 92 === By aggressive device scaling in modern integrated circuit technology, the computing power of digital circuits increases significantly. But the low power supply and relative high threshold voltage of transistors exhibit design constraints for analog circuit. Anal...
Main Authors: | Yu-Hsun Chen, 陳昱勛 |
---|---|
Other Authors: | Tai-Cheng Lee |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/v5av2k |
Similar Items
-
A 6-bit Pipelined Analog-to-Digital Converter with Current-Switching Open-loop Residue Amplification
by: Fen-Chiu Hsieh, et al.
Published: (2008) -
A 10-bit 300-Msample/s Pipelined Analog-to-Digital Converter with Open-loop Residue Amplification an Digital Background Calibration
by: Wei-Der Wang, et al.
Published: (2005) -
A 6-bit 1GHz Sample Rate Pipelined Analog-to-Digital Converter With Open-Loop Residue Amplifiers
by: Chung-Wei Su, et al.
Published: (2011) -
A Research on Open-Loop Pipelined Analog-to-Digital Converters
by: Zhen-Guo Ding, et al.
Published: (2006) -
Design of 10-Bit Pipelined Analog-to-Digital Converter
by: Kao, You-De, et al.
Published: (2006)