Compiler supports for Optimizing Speculative Multithreading Architecture
碩士 === 國立清華大學 === 資訊工程學系 === 92 === By the progress of VLSI technology, there are more and more features added in a single processor. Speculative multithreading (SpMT) architecture is one of them. It has speculative function and multithreading feature in a processor, and it can exploit thread-level...
Main Authors: | Ming-Yu Hung, 洪明郁 |
---|---|
Other Authors: | Jenq-Kuen Lee |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/34974431939945341349 |
Similar Items
-
A compiler cost model for speculative multithreading chip-multiprocessor architectures
by: Dou, Jialin
Published: (2006) -
Mitosis based speculative multithreaded architectures
by: Madriles Gimeno, Carles
Published: (2012) -
Speculative Execution of Non-Blocking Multithreaded Architecture
by: HsuanYu Chen, et al.
Published: (2007) -
Clustered multithreading for speculative execution
by: Marukatat, Rangsipan
Published: (2003) -
Compiler Optimizations for Multithreaded Multicore Network Processors
by: Zhuang, Xiaotong
Published: (2006)