A Low-Cost Inter-cluster Communication Scheme for Clustered VLIW Processors
碩士 === 國立交通大學 === 資訊工程系所 === 92 === Clustering is a well-known technique to improve the implementation of register file on VLIW processors. Without clustering, high demands on read/write ports will bring many issues on power dissipation, area and delay, and thus makes the hardware scalability proble...
Main Authors: | Chih-pin Wu, 吳智斌 |
---|---|
Other Authors: | Chung-Ping Chung |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21555039518801774599 |
Similar Items
-
Integrated Scheduling For Clustered VLIW Processors
by: Nagpal, Rahul
Published: (2005) -
Compiler-Assisted Energy Optimization For Clustered VLIW Processors
by: Nagpal, Rahul
Published: (2010) -
Efficient Datapath Design for Clustered & Pipelined VLIW DSP Processors
by: Pi-Chen Hsiao, et al.
Published: (2005) -
An Efficient and Fast VLIW Compression Scheme for Stream Processor
by: Gongli Li, et al.
Published: (2020-01-01) -
Branch Prediction with Pre-Calculating Schemes for Superscalar/VLIW Processors
by: Hu, Chang-Sung, et al.
Published: (1997)