Design for Flexible In-Place Viterbi Decoder with Very Low Interconnection Overheads
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 92 === Of the key techniques to successfully designing the Viterbi decoders, how to efficiently manage the path metric memory and at the same time to minimize the interconnection networks between the memory and add_compare_select unit (ACSU) is always a key concern...
Main Authors: | Chun-Min Huang, 黃軍閔 |
---|---|
Other Authors: | Ming-Der Shieh |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58633920023402636221 |
Similar Items
-
Reducing Interconnect Overhead for Efficient Path Metric Memory Management in Viterbi Decoder
by: Ming-Chung Lee, et al.
Published: (2003) -
Flexible Constraint Length Viterbi Decoders On Large Wire-area Interconnection Topologies
by: Garga, Ganesh
Published: (2010) -
Design of high-speed and low-latency Viterbi decoder
by: Yang Min
Published: (2018-09-01) -
Analysis and Design of Viterbi Decoder
by: Kun-Yu Lan, et al.
Published: (2005) -
Design and implementation of Viterbi decoder
by: CHEN, PEI-CHENG, et al.
Published: (1987)