A Study on SDRAM Product Burn-In Time
碩士 === 中原大學 === 工業工程研究所 === 92 === Abstract Recently, the semiconductor industrial markets are expanding rapidly. To survive on the competive markets, one must enhance the manufacturing technology and improve the quality and reliability. Cost issue must be considered as well. The purpose of this st...
Main Authors: | Tsu-Jung Liu, 劉祖榮 |
---|---|
Other Authors: | Chin-Chow Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/4qeecd |
Similar Items
-
SDRAM Controller IP Design
by: Yu-Cheng Lin, et al.
Published: (2004) -
The Study of DDR3 SDRAM Bus Layout
by: Szu-Kai Mei, et al.
Published: (2013) -
SDRAM Delay Fault Modeling and Performance Testing
by: Chun-Chieh Huang, et al.
Published: (2006) -
SIP Design for AHB-Compitable SDRAM Controller
by: Chao-Tang Lin, et al.
Published: (2007) -
Built-In Self Test Circuit Design for SDRAM
by: Hu Wen Xuan, et al.
Published: (2000)