DRAM Leakage Current and Retention Time Improvement by Back-end Passivation Film Optimization
碩士 === 長庚大學 === 電子工程研究所 === 92 === DRAM data retention time has nearly doubled for each generation due to the demand of high density for high speed and low power DRAMs. However, the electric field in memory cell is also becoming stronger and leakage current has been increasing with each...
Main Authors: | Chang-Rong Wu, 吳昌榮 |
---|---|
Other Authors: | Jeng-Ping Lin |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/10750742516799731979 |
Similar Items
-
The analysis of dram device leakages and the design of sense amplifiers
by: Xu, Jia-Chang, et al.
Published: (1989) -
Detection of Variable Retention Time in DRAM
by: Kumar, Neraj
Published: (2014) -
An Innovative Indicator to Evaluate DRAM Cell Transistor Leakage Current Distribution
by: Min Hee Cho, et al.
Published: (2018-01-01) -
Data retention optimization for DRAM with Negative Wordline Biases
by: Ming Cheng Chang, et al.
Published: (2005) -
Passive Voltage Contrast in DRAM
by: Chia-Hung Wang, et al.
Published: (2007)