A Low-Cost Jitter Measurement Technique for BIST Applications
碩士 === 國立臺灣大學 === 電子工程學研究所 === 91 === In this paper, we present a technique to measure the RMS value of a signal’s period jitter. In the proposed approach, the signal under test is compared with two delayed versions of itself. The collected information corresponds to two points along the...
Main Authors: | Jui-Jer Huang, 黃瑞澤 |
---|---|
Other Authors: | Jiun-Lang Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/27411289837132918341 |
Similar Items
-
A BIST circuit for random jitter measurement
by: Lee, Jae Wook
Published: (2012) -
BIST for Jitter Measurement of Charge-Pump Phase-Locked Loop
by: Lin, Kun-I, et al.
Published: (2009) -
A BIST techniq;ue for timing jitter testing
by: 吳丞騏
Published: (2003) -
BIST Design for Jitter Injection of High Speed Transceivers
by: Kong-Ping Li, et al.
Published: (2005) -
Low-Cost Jitter Measurement Technique for Phase-Locked Loops
by: Tsan-Huei Wu, et al.
Published: (2004)