Output-Pattern Directed Decomposition for Low Power Design
碩士 === 國立清華大學 === 資訊工程學系 === 91 === In this thesis, we present an output-pattern directed circuit decomposition to reduce power consumption. We observed that in some circuits, highly active output-pattern falls into only a few patterns.Based on this observation, we propose a decomposition...
Main Authors: | Chi-Wei Hu, 胡琦偉 |
---|---|
Other Authors: | TingTing Hwang |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61134944501846040388 |
Similar Items
-
Technology Decomposition for Low Power Design
by: 葉鴻霖
Published: (1998) -
Design and Implementation of Low Power Multi-Output Power Converter
by: Jian-Rong Ciou, et al.
Published: (2009) -
Decomposition Of Fine State Machines For Low Power Design
by: 何宜成
Published: (1996) -
Design of Low-Power Pipelined Multipliers with Various Output Precision
by: Yuan-chih Chuang, et al.
Published: (2006) -
A Quadrature Output Low phase noise VCO for 802.11
by: Wei-Chi Juang, et al.
Published: (2003)