Design and Performance Evaluation for Phase Locked Loops with Multi-channel in GSM band
碩士 === 國立高雄第一科技大學 === 電腦與通訊工程所 === 91 === This thesis conducts a high performance of Phase Locked Loops (PLLs) in GSM band. It is assumed that the modulated technology to send data with high frequency but it can not transmit as long distance in wireless environment and the demodulation technology in...
Main Authors: | Hwong-Wen Hwang, 黃鴻文 |
---|---|
Other Authors: | Ming-Heui Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64477962770776605571 |
Similar Items
-
The Design of 3 Bands CMOS Phase-Locked Loop
by: Chun-Hung Lien, et al.
Published: (2001) -
Design and Implementation of CMOS Ku-band Phase-Locked Loop
by: Pei-Kang Tsai, et al.
Published: (2007) -
Design and Implementation of Phase-Locked Loops in Millimeter-Wave Bands
by: Kun-Hung Tsai, et al.
Published: (2010) -
A Phase-Locked Loop Chip Design for ISM Band Application
by: Po-Ching Li, et al.
Published: (2008) -
Analysis and Design of Injection-Locked Frequency Dividers and Phase-Locked Loops in Millimeter-Wave Bands
by: Bo-Yu Lin, et al.
Published: (2012)