A New Design and Verification ofStream Cipher Module UsingFPGA Device
碩士 === 國立中央大學 === 電機工程研究所 === 91 === The thesis presents a new design of stream cipher encryption chip and makes use of S.P.N.(Substitution Permutation Networks) as second stage to enhance backwards of conventional cipher. The cipher chooses CBC(Cipher Block Chaining mode) as operation mode to b...
Main Authors: | Hsuan-Shu Huang, 黃宣澍 |
---|---|
Other Authors: | Shih-Ching Ou |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82842629182785030934 |
Similar Items
-
The FPGA Implementation of a Stream Cipher
by: Chen, Jiang-Yang, et al.
Published: (2006) -
An FPGA Implementation of the AES Cipher
by: Wei-Hao Chen, et al.
Published: (2015) -
Verification of Pipelined Ciphers
by: Lam, Chiu Hong
Published: (2009) -
Verification of Pipelined Ciphers
by: Lam, Chiu Hong
Published: (2009) -
Study of Fast Stream Cipher based on Block Cipher Stream Modes
by: LIN,PING-HSIEN, et al.
Published: (2019)