5-GHz CMOS Dual Gain Mode Receiver Front End Design for IEEE 802.11a
碩士 === 國立交通大學 === 電子工程系 === 91 === In this thesis, a dual gain mode direct-conversion receiver front-end under 802.11a specification is designed and implemented by UMC 0.18μm 1P6M process. Giga-solution RF component models, SPIL QFN series package, and FR-4 printed-circuit-board are adopt...
Main Authors: | Wei-Cheng Tang, 唐偉烝 |
---|---|
Other Authors: | 溫瓌岸 |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09206613423689949555 |
Similar Items
-
5GHz CMOS Transmitter Front-End for IEEE802.11a
by: Po-Niang Lin, et al.
Published: (2003) -
Design of IEEE802.11a CMOS 5.8 GHz Receiver Front-End IC
by: Yi- shan Huang, et al.
Published: (2010) -
A 5.8-GHz CMOS RF Receiver Front-End for IEEE 802.11a WLAN Applications
by: Yun-Hsien Lin, et al.
Published: (2004) -
The Design of IEEE 802.11a CMOS 5.2GHz Receiver Front-End and Ultra-Wide Band Low Noise Amplifier
by: Tung-yang Ku, et al.
Published: (2006) -
System throughput maximization with user allocation in the dual-band IEEE 802.11ac and IEEE 802.11ad wireless networks
by: Chuang, Cheng-Ming, et al.
Published: (2018)