5-GHz CMOS Dual Gain Mode Receiver Front End Design for IEEE 802.11a

碩士 === 國立交通大學 === 電子工程系 === 91 === In this thesis, a dual gain mode direct-conversion receiver front-end under 802.11a specification is designed and implemented by UMC 0.18μm 1P6M process. Giga-solution RF component models, SPIL QFN series package, and FR-4 printed-circuit-board are adopt...

Full description

Bibliographic Details
Main Authors: Wei-Cheng Tang, 唐偉烝
Other Authors: 溫瓌岸
Format: Others
Language:en_US
Published: 2003
Online Access:http://ndltd.ncl.edu.tw/handle/09206613423689949555
Description
Summary:碩士 === 國立交通大學 === 電子工程系 === 91 === In this thesis, a dual gain mode direct-conversion receiver front-end under 802.11a specification is designed and implemented by UMC 0.18μm 1P6M process. Giga-solution RF component models, SPIL QFN series package, and FR-4 printed-circuit-board are adopted for the implementation and assembly. The front-end implementation includes a LNA, a mixer, a high pass filter, and a baseband amplifier. The measurement result indicates the voltage gain to be 27.4dB and 14.3dB under high and low gain mode individually, and IIP3 is measured as -12.8dBm and +4.5dBm. IIP2 is measured as -13.5dBm, and noise figure is 8.5dB.