Development of Calibration Methodology for the Simulation of Deep Submicron DRAM Devices
碩士 === 長庚大學 === 半導體科技研究所 === 91 === Short channel effect (SCE) occurs with device shrinkage and it results in threshold voltage roll-off with the gate length. Halo implantation is usually used to suppress SCE. However, it causes boron pile-up at channel edges and reverse short cannel effect (RSCE)...
Main Authors: | CHING KUAN CHIU, 邱慶觀 |
---|---|
Other Authors: | Ruey Dar Chang |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74250676179503429035 |
Similar Items
-
Deep submicron process and device simulation
by: Su, Ching-Hou, et al.
Published: (1997) -
Deep submicron process and device simulation
by: Su, Qin-Hao, et al.
Published: (1997) -
High Frequency Deep-Submicron CMOS device and circuit modeling
by: Chen, kuan-hao, et al.
Published: (2000) -
Modeling deep submicron bipolar devices
by: Wu,Hsien-chang, et al.
Published: (1996) -
Modeling deep submicron bipolar devices
by: Wu, Xian-Chang, et al.
Published: (1996)