Design and Application of Delay-Locked Loop

Design and Application of Delay-Locked Loop

碩士 === 國立臺灣科技大學 === 電子工程系 === 90 === With the rapid advances in semiconductor technologies, modern digital system operated at several hundred megahertz have been successfully developed. The clock-skew problem has also becomes one of the bottlenecks for high-performace system. Delay-locked...

Full description

Bibliographic Details
Main Authors:	CHOU YEN YNN, 周彥云
Other Authors:	陳凰美
Format:	Others
Language:	zh-TW
Published:	2002
Online Access:	http://ndltd.ncl.edu.tw/handle/94975998325650320235

Similar Items

Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010)

The Design and Application of Self-Biased Delay-Locked Loop
by: Ming-Chao Chung, et al.
Published: (1999)

Design of Fast-Locking SAR-based Delay-Locked Loop
by: Huang, Jia-Jin, et al.
Published: (2018)

Designs of VCO and Delay Locked Loop for Wireless Sensor Applications
by: Ming-HungLin, et al.
Published: (2015)

Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)

Design of CMOS Delay-Locked Loop for clock generator applications
by: Chao-Ching Hung, et al.
Published: (2005)

Design and Application of CMOS Digital/Analog Delay-Locked Loops
by: Hsiang-Hui Chang, et al.
Published: (2004)

Design of High Speed Delay-Locked Loops
by: Chi-Nan Chuang, et al.
Published: (2008)

Design and Realization of Analog Delay-Locked Loops
by: Jyh-Woei Lin, et al.
Published: (2001)

Design of Fast-Locked Delay-Locked Loops With Wide-Range Detection
by: Ben-Young Wang, et al.
Published: (2014)

Design of Delay-Locked Loop with Fast-Lock and Wide-Range Operation
by: Yu-Lung Lo, et al.
Published: (2003)

Design of Pulsewidth Control Loop with a Built-In Delay-Lock Loop
by: Wen-Wei Zhou, et al.
Published: (2006)

Latch-based Digital Delay-locked Loop Design
by: Hau Tau Lan, et al.
Published: (2003)

Design and Implementation of Delay Locked Loop Clock Generator
by: Kuo-Chih Wen, et al.
Published: (2009)

Design and Analysis of All-Digital Delay-Locked Loops with Fast-Locking Capability
by: You-Gang Chen, et al.
Published: (2012)

A Delay-Locked Loop Based Waveform Converter for Multiphase Frequency Synthesizer
by: Chien-Ping Chou, et al.
Published: (2004)

A Low Jitter Delay-Locked-Loop Applied on DDR4 DRAM
by: Hsiang-Yun Wei, et al.
Published: (2011)

A Fast-Locking All-Digital Delay-Locked Loop for SoC Applications
by: TSENG, CHIA-CHI, et al.
Published: (2018)

The Design and Analysis of the All-Digital CMOS Delay-Locked Loop
by: ChiaChing Huang, et al.
Published: (2000)

Design of a Delay-Locked Loop Based Frequency Multiplier
by: Ming-Hui Liang, et al.
Published: (2006)

Analysis and Design of a Multiphase-Output Delay-Locked Loop
by: Po-Jen Huang, et al.
Published: (2004)

Design of Delay-Locked Loop Tracking Pseudonoise Code Circuit
by: Chun-Fu Wen, et al.
Published: (2001)

Delay-Locked Loops with fast lock and phase error calibration
by: Chun Yi Kuo, et al.
Published: (2012)

Study on Delay Line Search in Delay-Locked Loop
by: Han-ZhengLiu, et al.
Published: (2011)

Design and Implementation of CMOS Wide-Range Delay-Locked Loop
by: Chao-Chyun Chen, et al.
Published: (2008)

Design and Implementation of Delay-locked Loop Based Clock Generator
by: Chien-Wei Yu, et al.
Published: (2011)

Design and Implementation of CMOS Delay-Locked Loop for Interconnection Deskew
by: Cheng-Kuang Lin, et al.
Published: (2006)

Design of High Performance Low Power Delay-Locked Loops
by: Ci-An Chen, et al.
Published: (2012)

A Delay-Locked Loop Frequency Synthesizer for WCDMA Applications
by: Hsien-Hsing Lee, et al.
Published: (2005)

Low-Jitter Dual-Loop Nested Delay-Locked Loop
by: Yi-Zhen Huang, et al.
Published: (2002)

A low-power fast-lock digital Delay-Locked Loop
by: Jyun-Cheng Lin, et al.
Published: (2007)

Delay Lock Loop Circuit of GPS Receiver
by: Wen-Yuan Wang, et al.
Published: (2001)

Delay-Locked Loops with phase error calibration
by: Jian-Da Lin, et al.
Published: (2012)

Spur-Suppression Multiplying Delay-Locked Loop
by: Chia Hsun Lee, et al.
Published: (2015)

Delay-Locked Loops with phase error calibration
by: Chih Wei Huang, et al.
Published: (2015)

Design of All-Digital Delay-Locked Loop with Hybrid Control Schemes
by: LIN,TENG-HUI, et al.
Published: (2019)

Design of Mixed-Signal Clock Multiplier Based on Delay-Locked Loop
by: CAI,LONG-DA, et al.
Published: (2019)

Design of All-Digital Delay Locked Loop in Nano-CMOS Technology
by: Yu-Chia Liu, et al.
Published: (2006)

Design and Implementation of Delay-Locked Loop Based Frequency Multiplier with FPGA
by: Yu-Ting Huang, et al.
Published: (2012)

Design and Implementation of Wide-Range Multi-phase Delay-Locked Loop
by: HONG-JIE GUO, et al.
Published: (2013)

Cannot write session to /tmp/vufind_sessions/sess_7tgba9cn5tam6mkvkbrv2j7cvq