Hardware Architecture Design and Implementation of Elliptic Curve Encryption/Decryption Algorithms
碩士 === 國立臺灣科技大學 === 電子工程系 === 90 === In this thesis, the VLSI architecture design and implementation of two 162-bit elliptic curve encryption/decryption chips are presented. One of them is based-on the IEEE 1363-2000 standard, and the other is based-on the arithmetic operations over extension field....
Main Authors: | Ue-Ln Lai, 賴譽仁 |
---|---|
Other Authors: | Ming-Bo Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/60556511931839409769 |
Similar Items
-
The Design and Analysis of an Elliptic Curve Encryption/Decryption Chip
by: Chiou-Min Shen, et al.
Published: (2001) -
Elliptic Curve Encryption/Decryption IP for SoC Design
by: Mei-Ling Lin, et al.
Published: (2006) -
The Design and Verification of a Scalable Elliptic Curve Encryption/Decryption IP
by: 曹睿彰
Published: (2004) -
Implementation and IP Design of Twofish Encrypt/Decrypt Algorithm
by: 賴建億
Published: (2000) -
Design and Implementation of an Encryption/Decryption Coprocessor
by: Lin, Guang-Huei, et al.
Published: (1998)