2.4GHz Subsampling Frequency Synthesizer using Cascaded Loop Architecture
碩士 === 國立臺灣大學 === 電機工程學研究所 === 90 === This thesis introduces a cascaded frequency synthesizer which meets the rigid specifications of the Bluetooth system. This work divided into two parts. The first part includes Chapter 3 , in which related analysis of sub-sampling down-conversion and a...
Main Authors: | Jung-Dar Ho, 賀仲達 |
---|---|
Other Authors: | Chorng-Kuang Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33057465022512283657 |
Similar Items
-
A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PHASE-LOCKED LOOP
by: Jiun-Yi Su, et al.
Published: (2001) -
Subsampling Based Frequency Synthesizer
by: Chiou, Li-Yu, et al.
Published: (1998) -
2.4GHz All Digital Frequency Synthesizer
by: Cong-An Lu, et al.
Published: (2013) -
A Multi-Modulus Divider For 24 GHz Frequency Synthesizer
by: Yin-Ta Lin, et al.
Published: (2010) -
A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PLL
by: Kuo-Chen Lu, et al.
Published: (2002)