Low Voltage(1.5V) 8bit-50MS/s Analog-to-Digital Converter on 0.35um 1P4M CMOS Technology

Low Voltage(1.5V) 8bit-50MS/s Analog-to-Digital Converter on 0.35um 1P4M CMOS Technology

碩士 === 國立清華大學 === 電子工程研究所 === 90 ===

Bibliographic Details
Main Authors:	Kao Shiau Wen, 高小文
Other Authors:	Klaus Yung-Jane Hsu
Format:	Others
Language:	zh-TW
Published:	2002
Online Access:	http://ndltd.ncl.edu.tw/handle/07556884686100354647

Similar Items

A 8-BIT 50-MS/s CMOS PIPELINE ANALOG TO DIGITAL CONVERTER
by: Huan-Ting Zhou, et al.
Published: (2008)

Design and Analysis of an 8-bit Subranging A/D Converter in 0.35um CMOS Process
by: Tsung-Han Yang, et al.
Published: (2001)

The Design and Analysis of a CMOS 8bit 50MS/s Pipelined Analog-to-Digital Converter
by: Chih-Peng Hsia, et al.
Published: (2005)

An ultra-low noise capacitance to voltage converter for sensor applications in 0.35  µm CMOS
by: A. Utz, et al.
Published: (2017-08-01)

Design of 10-bit 50MS/s Pipelined Analog-to-Digital Converter
by: Hsiao-Cheng Chiang, et al.
Published: (2010)

Design and Analysis of a 0.35um CMOS A/D Converter
by: He-Tai Jiang, et al.
Published: (2000)

A 1.8V 10-Bit 100MS/s CMOS Pipeline Analog-to-Digital Converter
by: Chia-Hua Chang, et al.
Published: (2004)

10-bit 50MHz Sampling Rate CMOS Pipelined Analog-to-Digital Converter
by: Yu-Yun Huang, et al.
Published: (2004)

A Nonlinearity Testing Technique for a 10-bit 1-MS/s Successive-Approximation Analog-to-Digital Converter
by: Jyun-Tai Kao, et al.
Published: (2015)

Design and Realization of 0.35um SiGe BiCMOS Voltage-Controlled Oscillatior
by: Zhi-Hong Chen, et al.
Published: (2003)

The Design and Analysis of a CMOS 8bit 40MS/s Pipelined Analog-to-Digital Converter
by: Chen,Cheng-Jui, et al.
Published: (2004)

8-bit CMOS Subranging Analog-to-Digital Converter
by: Bau-Shiun Yu, et al.
Published: (2002)

8-bit CMOS Subranging Analog-to-Digital Converter
by: Yu-Kai Chou, et al.
Published: (2001)

A 12-bit 50-MS/s Time-Interleaved Successive-Approximation Analog-to-Digital Converter
by: Hwa-AnTseng, et al.
Published: (2019)

A 1.2V 10bits 100-MS/s Pipelined Analog-to-Digital Converter in 90 nm CMOS Technology
by: Chun-Tung Wu, et al.
Published: (2010)

The 0.35um CMOS Current Mirror Design and Analysis
by: 黃建銘
Published: (2011)

A 1.0-V, 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuang-Wei Cheng, et al.
Published: (2002)

A 10-bit CMOS pipelined analog-to-digital converter
by: 杜家銘
Published: (2005)

Study on the Design Optimization of 0.35 um CMOS Process Compatible High-Voltage Extended-Drain MOSFET
by: Yu-Han Wu, et al.
Published: (2015)

The Design and Analysis of a CMOS Low-Power 10-bit 20MS/s Pipelined Analog-to-Digital Converter
by: Ming Ou Yang, et al.
Published: (2003)

Design and Analysis of 1.25Gbps 0.35um CMOS Automatic Gain Control Amplifiers
by: Hsueh-Chin Lai, et al.
Published: (2009)

Design of 10-Bit Pipelined Analog-to-Digital Converter
by: Kao, You-De, et al.
Published: (2006)

10-BIT 40-MS/S PIPELINE ANALOG TO DIGITAL CONVERTER
by: Shih-Sing Huang, et al.
Published: (2008)

10-bit 100MS/s Pipeline Analog to Digital Converter
by: Cheng-Yuan Ku, et al.
Published: (2012)

A 10-bit 250MS/s Digital-to-Analog Converter
by: Wan-Ru Lin, et al.
Published: (2008)

A 6-bit high performance CMOS analog-to-digital converters
by: Chi-Hsien Lin, et al.
Published: (2004)

The Design of A 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuo, Kuo-Jen, et al.
Published: (1997)

The Design and Implementation of an 8-bit CMOS Pipelined Analog-to-Digital Converter
by: Uen Shyh-Bin, et al.
Published: (1998)

The Design and Implementation of an 8-bit CMOS Video Digital-to-Analog Converter
by: Tsay Jenn Shan, et al.
Published: (1998)

A Fully Monolithic 2.5 GHz LC Voltage Controlled Oscillator in 0.35 um CMOS Technology
by: Bunch, Ryan Lee
Published: (2014)

A 1.8V 12bits 100-MS/s Pipelined Analog-to-Digital Converter
by: Bo-Hua Chen, et al.
Published: (2007)

0.35 μm CMOS OPTICAL SENSOR FOR AN INTEGRATED TRANSIMPEDANCE CIRCUIT
by: H. Escid, et al.
Published: (2011-09-01)

Design, Characterization and Analysis of a 0.35 μm CMOS SPAD
by: Khalil Jradi, et al.
Published: (2014-12-01)

5 GHz optical front end in 0.35μm CMOS
by: Li, Mengxiong
Published: (2007)

1.5V 10-bits Pipelined Analog-to-Digital Converter
by: Wei-Xiang Tung, et al.
Published: (2009)

A 10-bit 50MSample/s Pipelined Analog-to-Digital Converter
by: Shih-Lin Huang, et al.
Published: (2005)

Design of 10-bit 50MHz Pipelined Analog-to-Digital Converter
by: Cheng-Ming Ying, et al.
Published: (2003)

Implementation of 10-bit 50MSPS Pipelined Analog-to-Digital Converter
by: Hua-Hsuan Chang, et al.
Published: (2012)

A 10-bit 100MS/s 1.58mW Successive-Approximation Register Analog-to-Digital Converters in 90 nm CMOS Technology
by: Yi-Ting Chen, et al.
Published: (2016)

A 3.3V 10-bit 50-MS/s Pipelined Analog-to-Digital Converter with Low-Deviation MDAC
by: Chun-Ta Wang, et al.
Published: (2004)