Bus Wrapper Design Methodology in SoC
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 90 === Bus Wrapper Design Methodology in SoC Kuang-Li Wu* Jer-Min Jou** Department of Electrical Engineering National Cheng Kung University Tainan, Taiwan, Republic of China ABSTRACT In this paper, the bus wrapper design methodology is proposed in order to generate...
Main Authors: | Kuang-Li Wu, 吳光立 |
---|---|
Other Authors: | Jer-Min Jou |
Format: | Others |
Language: | en_US |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/3hw4hz |
Similar Items
-
Modified Booth Multiplier with BIST and Wrapper Design for SoC Application
by: JianHau Huang, et al.
Published: (2005) -
An SoC Design Framework Integrating SDRAM Controller, SIPs, and SoC Bus Analyzer
by: Chun-Ching Wu, et al.
Published: (2009) -
An IEEE 1500 Compatible Test Wrapper for SoC Debug
by: Jheng-Yang Ciou, et al.
Published: (2010) -
TSV-Aware Wrapper Chain Optimization for Three-Dimensional SoCs
by: Yu-Yi Wu, et al.
Published: (2018) -
On-Chip Bus Architecture Synthesis for SoC Design
by: Cheng-Min Lien, et al.
Published: (2006)