A 6-Bit Flash A/D Converter with New Design Techniques
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 90 === The thesis presents a high-speed 6-bit CMOS flash ADC with new design techniques. Autozeroing technique without idle time is the most effective way to suppress the errors due to process variation for the applications of continuous input conversion. Interpolati...
Main Authors: | Chun-Wei Hsu, 許浚偉 |
---|---|
Other Authors: | Tai-Haur Kuo |
Format: | Others |
Language: | en_US |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/j5shzz |
Similar Items
-
A 8-Bit 250MS/s Flash A/D Converter with New Design Techniques
by: Chun-Pin Ho, et al.
Published: (2005) -
Low Power 6-Bit Flash Analog-to-Digital Converter Design for Ultra-wideband Application
by: Chi-Wei Wang, et al.
Published: (2010) -
A Modified Low Power 6-Bit Flash Analog to Digital Converter
by: Cheng-Chung Huang, et al.
Published: (2005) -
4-Bit flash analog-to-digital converter
by: Ming-Jhou Sie, et al.
Published: (2011) -
Design of Optimum the 6-bits Flash Analog to Digital Converter Using Response Surface Methodology
by: Chang-Ling Li, et al.
Published: (2008)