Study on Performance and Architecture of Software Radio Receiver

碩士 === 國立中興大學 === 電機工程學系 === 90 === Due to recent advances in technologies of high-speed digital signal processors (DSP) and analog-to-digital converter (ADC), the commercial implementation of software radio has become feasible. This project studies several software radio architectures, w...

Full description

Bibliographic Details
Main Authors: Chiao Kuang Kung, 龔喬光 
Other Authors: Hsiao Hwa Chen
Format: Others
Language:zh-TW
Published: 2002
Online Access:http://ndltd.ncl.edu.tw/handle/62346760470821131055
Description
Summary:碩士 === 國立中興大學 === 電機工程學系 === 90 === Due to recent advances in technologies of high-speed digital signal processors (DSP) and analog-to-digital converter (ADC), the commercial implementation of software radio has become feasible. This project studies several software radio architectures, where RF/IF signal is digitized using bandpass sampling and all subsequent processing is implemented in software. The quantization noise and sampling clock jitter noise of the ADC in the receiver are taken into account in our analysis. A numerical method, the standard Gaussian approximation (SGA) algorithm and Improved Gaussian approximation (IGA) algorithm, is employed explicitly to study bit error rate of CDMA systems under varying multipath fading environment. Two different types of RAKE receiver structures, equal gain combining RAKE and maximum ratio combining RAKE, are also considered for software radio CDMA systems to mitigate multipath fading effects of mobile channels. The performance of software-radio based CDMA system is evaluated considering various system implementation structures.