Low Power Driven Standard-Cell Placement Based on a Multilevel Force-Directed Algorithm
碩士 === 中原大學 === 資訊工程研究所 === 90 === As the process technology enters the deep sub-micron era, power consumption of a circuit becomes more important. Besides considering power consumption, uniform power distribution is also very important for longer life time of a chip. A low-power driven placeme...
Main Authors: | Yu-Hsiung Huang, 黃昱雄 |
---|---|
Other Authors: | Mely chen chi |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79978809214759481857 |
Similar Items
-
A Multilevel Low Power Clock Network Driven Placement
by: Zhe-Yu Lin, et al.
Published: (2006) -
A force-directed approach to thermal-driven global placement of standard cells
by: Tzong-Shing Liu, et al.
Published: (2004) -
A Timing-Aware Force-Directed Algorithm for Wirelength-Driven Standard Cell Placement using Path Grouping
by: Bo-Wei Chen, et al.
Published: (2006) -
A Survey on Accelerating HPWL Driven Force-Directed Placement
by: 廖世滄
Published: (2013) -
Force directed algorithms for integrated circuit module placement
by: Samaranayake, Thellamurege Meththa
Published: (2010)