Double-bound list:a new placement representation with application to simulated-annealing-based floorplan
碩士 === 中華大學 === 資訊工程學系碩士班 === 90 === Due to the coming of the system-on-chip (SoC) age, the chip design become more and more complicated. To deal with the increasing complexity, SIP modules become popular for modern chip design. Since the SIP modules in the chip have provided by different...
Main Author: | 溫淑姿 |
---|---|
Other Authors: | 顏金泰 |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98761057940069265126 |
Similar Items
-
HDBL(Hierarchical Double-Bound List):A Multilevel Floorplan Representation for Large-Scale Modules
by: Chen Chieh-Huang, et al.
Published: (2004) -
Orthogonal Simulated Annealing for Floorplanning
by: Yi-Kuang Lin, et al.
Published: (2002) -
A Parallel Simulated Annealing for Floorplan in VLSI
by: Chang-chih Kao, et al.
Published: (2008) -
Incremental Floorplanning by Using Corner Block List Representation
by: Gao Yi Hung, et al.
Published: (2007) -
SIMULATED ANNEALING ALGORITHM FOR MODERN VLSI FLOORPLANNING PROBLEM
by: J. Jenifer, et al.
Published: (2016-04-01)