The Design of 3 Bands CMOS Phase-Locked Loop
碩士 === 淡江大學 === 電機工程學系 === 89 === This thesis describe a 3 bands PLL (Phase-Locked Loop), each channel have 3 channels. This PLL is implemented in UMC 0.5μm standard CMOS process. In chapter 2 of this thesis, the basic theorem and operation of Phase-Locked loop will be intr...
Main Authors: | Chun-Hung Lien, 連俊宏 |
---|---|
Other Authors: | Wen-Ching Chang |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28961166337826265746 |
Similar Items
-
Design and Implementation of CMOS Ku-band Phase-Locked Loop
by: Pei-Kang Tsai, et al.
Published: (2007) -
Design of Wideband 65nm-CMOS Phase-Locked Loop for W-band Receiver
by: Yu, Yin-Liang, et al.
Published: (2016) -
Design and Implementation of CMOS K-Band Phase-Locked Loop Related Circuit Blocks
by: Fu-Chieh, Chang, et al.
Published: (2008) -
Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007) -
The Design of Microwave CMOS Monolithic Phase-Locked Loops
by: Chao-Zheng Lin, et al.
Published: (2014)