A Stacking Algorithm of Analog Circuit with Parasitics and Matching Considerations
碩士 === 國立臺灣大學 === 電機工程學研究所 === 89 === The short cycle spent for the design of digital circuits makes digital design very successful in the IC market. One important factor makes shorter time-to-market of digital circuits is the completeness of CAD tools. Lack of similar analog CAD tools, t...
Main Authors: | Sheng-Long Yang, 楊昇龍 |
---|---|
Other Authors: | Sao-Jie Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29367251830983778778 |
Similar Items
-
Matching-Driven and Routing-Aware Placement Algorithms for Analog Integrated Circuits
by: Cheng-WuLin, et al.
Published: (2013) -
Template-Based Parasitic-Aware Synthesis Approach for Analog Circuits
by: Yi-ching Ding, et al.
Published: (2012) -
Algorithms for Topology Synthesis of Analog Circuits
by: Das, Angan
Published: (2008) -
Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits
by: Hui-Fang Tsao, et al.
Published: (2011) -
Transistor Matching Improvement Technique and Subthreshold Analog CMOS Computation Circuits
by: Dong-Yan Chang, et al.
Published: (1995)