A Novel Low-Voltage Content-Addressable-Memory Cell with a Fast Tag-Compare Capability Using PD SOI CMOS Dynamic-Threshold Voltage MOS Techniques
碩士 === 國立臺灣大學 === 電機工程學研究所 === 89 === This thesis reports two low-voltage Content-Addressable- Memory (CAM) Cells with a fast tag-compare capability using partially depleted (PD) SOI CMOS dynamic-threshold (DTMOS) techniques. In chapter 2, this thesis reports a novel low-voltag...
Main Authors: | Fu An Wu, 吳福安 |
---|---|
Other Authors: | James B. Kuo |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/36072672751535778328 |
Similar Items
-
Modeling of PD-SOI Dynamic Threshold Voltage MOS (DTMOS) Devices
by: Kuo-Hua Yuan, et al.
Published: (1999) -
Low-Voltage Circuit Design Using PD SOI Dynamic-Threshold Voltage MOS (DTMOS) Techniques
by: Sheng-Che Liu, et al.
Published: (2000) -
Low Voltage Dynamic Logic Circuit Design Using PD SOI Dynamic-Threshold Voltage MOS (DTMOS) Techniques
by: Tai Yi Chiang, et al.
Published: (2001) -
Impact of Band Nonparabolicity on Threshold Voltage of Nanoscale SOI MOSFET
by: Yasuhisa Omura
Published: (2016-01-01) -
The Investigation of Low Voltage High Speed CMOS Circuit on SOI Substrate
by: 蔡政村
Published: (2004)