IP Integration Based on Protocol Converter and On-Chip Bus
碩士 === 國立海洋大學 === 電機工程學系 === 89 === The advancement of process technology in semiconductor industry has made system-on-a-chip (SOC) a feasible way to design and make a chip. Nevertheless, the process remains a great challenge to both the designers and the CAD tools, due to its enormous co...
Main Authors: | Wen-Chun Lo, 羅文昌 |
---|---|
Other Authors: | Shao-Wei Leu |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68510630909526015889 |
Similar Items
-
An On-chip Bus Wrapper for IP Integration
by: Han-Jon Ho, et al.
Published: (2000) -
A Parameterized On-Chip-Bus-Compliant FDWT/IDWT Accelerator IP Generator
by: Chih-Chun Chang, et al.
Published: (2004) -
AHB On-Chip Bus Protocol Checker
by: Chien-chou Wang, et al.
Published: (2007) -
High Performance On-Chip Bus Design for Advanced Bus Protocols
by: Yu-ChiehLin, et al.
Published: (2011) -
Modular, Configurable Bus Architecture for Ease of IP Reuse on System on Chip and ASIC Devices
by: Balasingam, Naveendran
Published: (2010)