Diagnostic Technique of Memory and Logical Cores in System-on-Chip Environment
碩士 === 國立清華大學 === 電機工程學系 === 89 === The size and complexity of system chip make it imperative to accurately localize faults prior to any destructive analysis. Thus diagnosis is becoming an important issue in system-on-chip devel-opment. We propose diagnosis schemes for memory cores and lo...
Main Authors: | Ming-Fu Tsai, 蔡明甫 |
---|---|
Other Authors: | Cheng-Wen Wu |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79873284479713438139 |
Similar Items
-
An Enhanced Built-In Self-Test Complier for Multiple Memory Cores in System-on-Chip
by: Chia-Ming Hsueh, et al.
Published: (2001) -
Efficient Methodologies for Core-Based System-on-Chip Testing and Diagnostics
by: Jin-Fu Li, et al.
Published: (2002) -
Testing and Logic Optimization Techniques for Systems on Chip
by: Bengtsson, Tomas
Published: (2012) -
Built-In Self-Repair Techniques for Heterogeneous Memory Cores
by: Yi-Ming Tsai, et al.
Published: (2009) -
Hardware Techniques for High-Performance Transactional Memory in Many-Core Chip Multiprocessors
by: Titos Gil, José Rubén
Published: (2011)