An ASIC Design of the TCM Decoder for Gigabit Ethernet 1000 Base-T Transceiver
碩士 === 國立交通大學 === 電信工程系 === 89 === This thesis considers the trellis coded modulation (TCM) decoder design for the Gigabit Ethernet (1000 Base-T transceiver. The decoding scheme involves the well-known Viterbi algorithm. In the hardware implementation of the Viterbi decoder, an important...
Main Authors: | Zhi-Jia Wang, 王志嘉 |
---|---|
Other Authors: | Wen-Rong Wu |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75817106842629420095 |
Similar Items
-
An ASIC Design of the Pipelined DFE for Gigabit Ethenet 1000 Base-T Transceiver
by: Hong Bin Chen, et al.
Published: (2000) -
1000BASE-T Gigabit Ethernet Baseband DSP IC Design
by: Hsiu-Ping Lin, et al.
Published: (2003) -
An ASIC Design of the Pipelined DFE for 100BASE-TX Ethernet Transceivers
by: Fa Cheng Hung, et al.
Published: (1999) -
Research and Design on Clock and Data Recovery for 1.25Gbps Gigabit Ethernet Transceiver
by: Yao-Hung Kuo, et al.
Published: (2002) -
Design and Implementation of 10 Gigabit Ethernet MAC
by: Chih Jen Chen, et al.
Published: (2004)