Low-power Design of 3G Rake Receiver & Its DSP Realization
碩士 === 國立交通大學 === 電子工程系 === 89 === In this thesis, the DSP realization and low-power design of the Rake receiver in the third Generation Mobil Communication (Wideband Code Division Multiple Access) systems were presented. The conventional Rake receiver and adaptive LMMSE Rake receiver wit...
Main Authors: | Hsien-Feng Kuo, 郭顯豐 |
---|---|
Other Authors: | Sau-Gee Chen |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21355193272768402581 |
Similar Items
-
FPGA and DSP Realization of W-CDMA Channel Decoder and Space-Time RAKE Receiver
by: Wen-Chi Lin, et al.
Published: (2002) -
DSP Realization and Experimental Study of Space-Time RAKE Receiver for W-CDMA Systems
by: Hsu-Hsing Lin, et al.
Published: (2000) -
DSP Realization and ASIC Design of 3G WCDMA Baseband Receiver
by: You-Cheng Luo, et al.
Published: (2002) -
FPGA Realization and Experimental Study of W-CDMA RAKE Receiver
by: Zhi-Yuan Chen, et al.
Published: (2001) -
DSP Realization of Anti-Interference CDMA Receivers
by: Seng-Chong TiuN, et al.
Published: (2001)