Compact Expressions for Crosstalk of Multiple Bit Lines in DRAM
碩士 === 國立中興大學 === 電機工程學系 === 89 === As VLSI circuits migrate to high density, DRAM device technology advances to the deep sub-micron range. The small devices can meet the requirement of the high- speed and high-density, but many other problems degrade circuit performance or even invalidat...
Main Authors: | Yun-Tso Lai, 賴昀佐 |
---|---|
Other Authors: | Hongchin Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/07733719348103746343 |
Similar Items
-
Crosstalk Analysis in DRAM Circuits
by: I-Yu Tai, et al.
Published: (2003) -
Addressing multiple bit/symbol errors in DRAM subsystem
by: Ravikiran Yeleswarapu, et al.
Published: (2021-02-01) -
Distributed RC Modeling for Trench Capacitors and Bit Lines in DRAM
by: Jyh Haur Chang, et al.
Published: (2001) -
Performance evaluation of 64 bit SRAM and DRAM
by: Kaushal, Kavit
Published: (2017) -
Failure Mode Analysis of Bit-Line Contact for 90 nm Deep Trench DRAM
by: Ta-Jung Su, et al.
Published: (2007)