performance driven FPGA partitioning with complex resources
碩士 === 中原大學 === 資訊工程研究所 === 89 === To shorten time to market , the architecture , FPGA, is used widely. Because the circuit is larger and more complex, it is necessary to partition a large circuit to several sub-circuits. Although a FPGA is programmable, the chief shortcoming of FPGA is poor perform...
Main Authors: | Yu-Shan Hung, 洪羽珊 |
---|---|
Other Authors: | Tsai-Ming Hsieh |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96617730412697036494 |
Similar Items
-
Performance-Driven Simultaneous Partitioning and Routing onMulti-FPGA Systems
by: Jun-Jie Wang, et al.
Published: (2019) -
FPGA Partitioning
by: Huang, Jie, et al. -
FPGA Partitioning
by: Jie-Jian Huang, et al.
Published: (1995) -
Timing Driven Partition on Multi-FPGA System with Predictive TDM Estimation
by: Liou, Shin-Hong, et al.
Published: (2019) -
Performance-Driven Clustering for Hierarchical FPGA Architecture
by: Chen-Hung Shieh, et al.
Published: (2002)