Circuit Design of Suboptimal Decoders for Trellis Codes with a Convolutional Processor
碩士 === 國立臺灣大學 === 電信工程學研究所 === 88 ===
Main Authors: | Chuen-Young Shieh, 謝春勇 |
---|---|
Other Authors: | Mao-Chao Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/52182056147783522309 |
Similar Items
-
Circuit Design of Suboptimal Decoders for Tail Biting Trellis Codes with a Delay Processor
by: YEN-FENG YANG, et al.
Published: (2002) -
Super-Trellis Decoding for Trellis Codes with A Delay/Convolutional Processor
by: Chun-Yu Lu, et al.
Published: (2003) -
Circuit Design For Viterbi Decoder Of Trellis Code
by: Tien-Hui Chen, et al.
Published: (2001) -
Tree- and Trellis-based Algorithms for Decoding Convolutional Codes
by: Jiun-You Lai, et al.
Published: (2003) -
On Convolutional Lattice Codes and Lattice Decoding Using Trellis Structure
by: Mehdi M. Molu, et al.
Published: (2016-01-01)