A Low-Latency MARCH-Based Memory Repair Analysis Architecture
碩士 === 國立清華大學 === 電機工程學系 === 88 === The most important factors of repair analysis for embedded memory are area and speed. On the area point, a repair analysis usually requires a large space to store the fault information, and such large area in an embedded system is impossible. On the s...
Main Authors: | Nian-Shyang Chang, 張年翔 |
---|---|
Other Authors: | Tsin-Yuan Chang |
Format: | Others |
Language: | en_US |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/65419260565261127371 |
Similar Items
-
A Low-Latency hardware Architecture for SOVA-based Turbo Decoder
by: 張竣智
Published: (2003) -
Low latency rendering with dataflow architectures
by: Friston, S.
Published: (2017) -
Low Latency Messages on Distributed Memory Multiprocessors
by: Matt Rosing, et al.
Published: (1995-01-01) -
VLSI Architecture Design of Low Latency Turbo Decoder
by: Chen-Yang Lin, et al.
Published: (2008) -
Low Latency Stochastic Filtering Software Firewall Architecture
by: Ghoshal, Pritha
Published: (2013)