An improve analog behavior SPICE model with latch-up handling capability for IGBT

An improve analog behavior SPICE model with latch-up handling capability for IGBT

碩士 === 國立清華大學 === 電子工程研究所 === 88 ===

Bibliographic Details
Main Authors:	Ming-Shai Chen, 陳銘學
Other Authors:	Prof. Chen-Hsin Lien
Format:	Others
Language:	zh-TW
Published:	2000
Online Access:	http://ndltd.ncl.edu.tw/handle/43623887585566490387

Similar Items

A Simplified Spice Model for IGBT
by: A. Haddi, et al.
Published: (1998-01-01)

Induced CMOS Latch-up in Bootstrapping Application
by: Bai Shu-Ming, et al.
Published: (2012)

A novel electro-thermal IGBT model for the design and analysis of large power IGBT modules in the spice environment
by: Azar, Ramy
Published: (2003)

Insulated gate bipolar transistor (IGBT) simulation using IG-Spice
by: Mitter, Chang Su
Published: (2014)

CMOS latch-up simulation
by: LIN, JI-SHAO, et al.
Published: (1992)

A Pipeline Analog-to-Digital Converter with Latch-Based Ring Amplifiers
by: Wen-TzeChen, et al.
Published: (2016)

Electrostatic Latch Mechanism for Handling Projection on Arrayed Vertical Motion System
by: Takagi, S., et al.
Published: (2007)

The Behavior of Bilateral Latch-Up Triggering in VLSI CMOS Protection Circuits
by: Heng-Sheng Huang, et al.
Published: (1993)

A Study of TDDB and Latch-up in Deep Submicron CMOS
by: Chen, Zhi-Hui, et al.
Published: (1997)

Structure for Improving Short-Circuit Capability and the Method for Protecting the IGBT Devices
by: TILMATINE, A., et al.
Published: (2008-06-01)

A study of TDDB nd latch-up in deep submicron CMOS
by: Chen, Jyh-Huei, et al.
Published: (1997)

Improvement of Shifting Time Waveform Induced CMOS Latch-Up in Bootstrapping Application
by: Purwadi, et al.
Published: (2012)

Latch-Up Check For well pickup/device coverage
by: Hsin-Hsien Lin, et al.
Published: (2006)

The influence and protection of negative current in Latch-up test
by: Sun Junyue
Published: (2018-05-01)

An accurate characterization technique for monitoring CMOS latch-up
by: DING,ZHEN-YI, et al.
Published: (1991)

Submicron CMOS Latch-up and Substrate Bias Generators
by: Yeh-Huei Jou, et al.

Submicron CMOS Latch-up and Substrate Bias Generator
by: Jou, Yeh-Ning, et al.
Published: (1995)

On the structural synthesis of vehicle door latch assembly
by: Shing-Ming Wang, et al.
Published: (2004)

Design and Implementation of Latch-Up Prevention for I/O Circuits in CMOS Process
by: Chen, Chun-Cheng, et al.
Published: (2018)

SPICE UP APQP
by: AHLGREN, OSKAR
Published: (2013)

Current-Pulse Induced Degradation in Submicron MOSFETs and SCR Latch-up for ESD Prevention
by: Chang-Shen Chen, et al.
Published: (1995)

The Phonological Latching Network
by: Joe Stephen Bratsvedal Collins
Published: (2021-03-01)

Latch-up in CMOS integrated circuits:experimental observation and suppression methods
by: ZHENG,ZHENG-GUO, et al.
Published: (1990)

Physical Models for Epitaxial CMOS Latch-up and On-chip ESD Protection
by: Hun-Shung Lee, et al.
Published: (2001)

How To Spice Up The Curriculum?
by: Muhammad Imran Omar, et al.
Published: (2010-01-01)

How To Spice Up The Curriculum?
by: Muhammad Imran Omar,, et al.
Published: (2010-12-01)

Simulation Study of Overcurrent Turn-off Capability in 4500V IGBT
by: Wang Yaohua, et al.
Published: (2018-01-01)

Spring Back Property of Polyamide Latch
by: Chih-Ming Lai, et al.
Published: (2010)

Soft error tolerant latch design
by: Ming Yu Lliu, et al.
Published: (2011)

An efficient timing model for CMOS bistable latch
by: CHEN, JUN-JIE, et al.
Published: (1987)

High performance robust latches
by: Omana, Martin, et al.
Published: (2010)

Design techniques for the prevention of radiation-induced latch-up in bulk CMOS processes
by: Madsen, Anne
Published: (2013)

A study of ESD protected circuit design and latch up effect immunity
by: 黃致遠
Published: (2002)

Issues of Pulse Width Definition and Replacement of Flip-Flops by Latches and Pulsed Latches for Power Optimization
by: Yao-Ting Wu, et al.

A Study of nLDMOS Parameters Optimization in Latch-Up Prevention by Taguchi Method
by: Tzung-Shian Wu, et al.
Published: (2011)

Latching on to Information: Effects of Information-Seeking Behavior on Breastfeeding Self-Efficacy
by: Duchsherer, Amy Elaine
Published: (2021)

An Evaluation of Latch Key Day Care
by: Skorney, Barbara Garrett
Published: (1974)

Latch-based Performance Optimization for FPGAs
by: Teng, Xiao
Published: (2012)

Latch-based Performance Optimization for FPGAs
by: Teng, Xiao
Published: (2012)

Clock gatting for latch based design
by: Figueroa Álvarez, Joaquín
Published: (2012)