DSP Realization and Experimental Study of Space-Time RAKE Receiver for W-CDMA Systems
碩士 === 國立交通大學 === 電信工程系 === 88 === Recently, the use of software-defined radio (SDR) technology to implement the third-generation mobile communication systems, based on wideband code division multiple access (W-CDMA), has become a topic of great interest. In this thesis, the concept of layered arch...
Main Authors: | Hsu-Hsing Lin, 林旭星 |
---|---|
Other Authors: | Ta-Sung Lee |
Format: | Others |
Language: | en_US |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79448623035983863241 |
Similar Items
-
FPGA and DSP Realization of W-CDMA Channel Decoder and Space-Time RAKE Receiver
by: Wen-Chi Lin, et al.
Published: (2002) -
FPGA Realization and Experimental Study of W-CDMA RAKE Receiver
by: Zhi-Yuan Chen, et al.
Published: (2001) -
DSP and FPGA Realization of Timing and Frequency Synchronizers for W-CDMA Space-Time Receiver
by: Chao-Yao Huang, et al.
Published: (2002) -
Algorithm and Performance Evaluation of Space-Time RAKE Receiver for W-CDMA Systems
by: Yu-Shu Chiou, et al.
Published: (2000) -
Simulation and Performance Evaluation of Space-Time Rake Receiver for Uplink W-CDMA
by: Kao-Hsiu Tseng, et al.
Published: (2002)