Key Integration Technologies of Damascene Interconnection on Cu/Low-K Dielectrics
碩士 === 國立交通大學 === 電子工程系 === 88 === As device geometry is scaled down to deep submicron region, the resistance-capacitance (RC) delay of interconnection becomes a dominant part of the total delay for device switching. Conventional aluminum wires with a resistivity of 3.0 mW?cm and SiO2 intermetal die...
Main Authors: | Chein-Hsin Lin, 林建興 |
---|---|
Other Authors: | Ching Fa Yeh |
Format: | Others |
Language: | en_US |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33042540265735829040 |
Similar Items
-
Study of Low-k Dielectric Reliability of Cu Dual Damascene Interconnect
by: Lee, Shou-Chung, et al.
Published: (2011) -
Study of Low-k Dielectric RC delay time of Cu Dual Damascene Interconnect
by: Huang, Cheng-Lin, et al.
Published: (2013) -
Investigation of Temperature-Difference-Based Liquid-Phase Deposition Technology and Application on Damascene Processes of Cu/Low-k Dielectric Interconnection
by: Yueh-Chuan Lee, et al.
Published: (2000) -
Reliability study on the via of dual damascene Cu interconnects
by: Baek, Won-chong
Published: (2008) -
Abrasive - Free Polishing for ULSI Cu Damascene Interconnects
by: Jeng-Yu Fang, et al.
Published: (2005)