A Case Study of Failure Analysis and Guardband Determination for a 64M-bit DRAM
碩士 === 中華大學 === 電機工程學系碩士班 === 88 === The chips with defects, which escape the test, will cause the quality problem and will hurt the goodwill and decline the revenue. It is important to look for the defect root causes and to derive the prevention strategy. In this paper, a case study of a 64M-DRAM...
Main Author: | 高金德 |
---|---|
Other Authors: | Jwu E Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54145104144756906419 |
Similar Items
-
Performance evaluation of 64 bit SRAM and DRAM
by: Kaushal, Kavit
Published: (2017) -
Determination of the guardbanding to ensure acceptable risk
decision in the declaration of conformity
by: Mezouara Hicham, et al.
Published: (2015-01-01) -
Control of customer and supplier risks by the guardband
method
by: Pou J.-M., et al.
Published: (2015-01-01) -
Failure Mode Analysis of Bit-Line Contact for 90 nm Deep Trench DRAM
by: Ta-Jung Su, et al.
Published: (2007) -
Design&Implementation Of 64-bit Fast Adders & 64x64-bit Multipliers
by: Wang, Chih-Liang, et al.
Published: (1997)