Fourth-Power Law Clock Recovery Using Phase-Locked Loop

Fourth-Power Law Clock Recovery Using Phase-Locked Loop

碩士 === 國立中正大學 === 電機工程研究所 === 88 === Data communication systems require a regenerated clock to retrieve transmitted information. The recovered clock is contaminated by both the additive noise in the transmission channel paths and self-noise, which occurs because of the random nature of the data itse...

Full description

Bibliographic Details
Main Authors:	Yi-Bin Chu, 朱衣斌
Other Authors:	Thomas T. Fang
Format:	Others
Language:	en_US
Published:	2000
Online Access:	http://ndltd.ncl.edu.tw/handle/42725627883660515555

Similar Items

Fourth-Power Law Clock Recovery with Prefiltering
by: Chi-Fang Liu, et al.
Published: (1993)

A hybrid phase-locked loop for clock and data recovery applications
by: Jalali, Mohammad Sadegh
Published: (2010)

A hybrid phase-locked loop for clock and data recovery applications
by: Jalali, Mohammad Sadegh
Published: (2010)

A hybrid phase-locked loop for clock and data recovery applications
by: Jalali, Mohammad Sadegh
Published: (2010)

All-digital Clock and Data Recovery and All-digital Phase-locked Loop
by: I-Fong Chen, et al.
Published: (2009)

Theoretical Modeling and Simulation of Phase-Locked Loop (PLL) for Clock Data Recovery (CDR)
by: Zainab Mohamad Ashari, et al.
Published: (2012-01-01)

Research on the Design of Low Voltage CMOS Phase Locked Loops for Clock Generator
by: Hong-Bing Lee, et al.
Published: (2001)

A delay-locked loop for clock recovery and data synchronization
by: Bulzacchelli, John F. (John Francis)
Published: (2005)

MEMS-based phase-locked-loop clock conditioner
by: Pardo Gonzalez, Mauricio
Published: (2012)

Low Power, Fast Locking, and Wide-Range Delay-locked Loop for Clock Generator.
by: Yi-hsi Hsu, et al.
Published: (2008)

Design and Implementation of Phase-Locked Loop With Cyclic Clock Generator to Enhance Loop-Bandwidth
by: Chuang,Yi Hsien, et al.
Published: (2012)

Analysis of the Phase Locked Loop of the microwave source for the Caesium clocks
by: Ching-Ju Huang, et al.
Published: (1999)

Design of Phase-Locked Loop With Reference Clock Injection to Improve Loop-Bandwidth
by: Kao, Chen-hsiang, et al.
Published: (2016)

A Delay-Locked Loop for Multiple Clock Phases/Delays Generation
by: Jia, Cheng
Published: (2006)

All Digital Phase-Locked Loop for Spread-Spectrum Clock Generator
by: Su, Ming-Chiuan, et al.
Published: (2009)

Divider-Less Clock and Data Recovery Circuit and Multiplying Delay-Locked Loop
by: Sheng-Tzung Chen, et al.
Published: (2014)

Digital Phase-Locked Loop With Background Supply Noise Calibration and Injection-Locked Clock Multiplier
by: Che-Wei Tien, et al.
Published: (2017)

A 6 Gbps Delay-Locked-Loop-Based Clock and Data Recovery Circuit with an Infinite Phase Compensation Technique
by: Bo-Qian Jiang, et al.
Published: (2012)

The Study of MIMO Software-defined Phase-locked Loop
by: Huang, Ze-Bin, et al.
Published: (2009)

Full-Custom All-Digital Phase-Locked Loops for Clock Generator Application
by: Huang, Mu-lee, et al.
Published: (2012)

Analysis and improvement of fourth‐order generalised integrator based phase‐locked loop
by: Jinbo Li, et al.
Published: (2021-02-01)

Design and Implementation of Spur-Averaging Technique in Phase-Locked Loop and All-Digital Burst-Mode Clock and Data Recovery Circuit
by: Chia-shu Chao, et al.
Published: (2011)

Design and Implementation of Delay Locked Loop Clock Generator
by: Kuo-Chih Wen, et al.
Published: (2009)

Low Power Techniques for Phase-Locked Loops
by: Yen-Wen Chen, et al.
Published: (2004)

Models for Master-Slave Clock Distribution Networks with Third-Order Phase-Locked Loops
by: Jos&#233; Roberto Castilho Piqueira, et al.
Published: (2007-01-01)

Research on the Design of Low Voltage Charge-Pump Phase Locked Loops for Clock Generator
by: Yan-Jin Chen, et al.
Published: (2003)

Programmable Clock Synthesizer based on Delay-Locked Loop
by: Jyun-Hong Chen, et al.
Published: (2010)

A Spread Spectrum Clock Generator Based on a Sigma-Delta Modulated Phase-Locked Loop
by: Ling-Yi Chang, et al.
Published: (2003)

Low-Power Phase-Locked Loop Design
by: Liao Huan-Sen, et al.
Published: (1999)

A Spread-Spectrum Clock Generator Using a Phase-Compensation Fractional Phase-Locked Loop Technique
by: Wen-Ger Wong, et al.
Published: (2006)

Design of CMOS Delay-Locked Loop for clock generator applications
by: Chao-Ching Hung, et al.
Published: (2005)

Design and Implementation of Delay-locked Loop Based Clock Generator
by: Chien-Wei Yu, et al.
Published: (2011)

Circuit Design and Noise Analysis of Clock Generator Based on Charge-Pump Phase-Locked Loop
by: HuangChi Lin, et al.
Published: (2001)

Model Analysis and Circuit Implementation of Clock Generator Based on Charge-Pump Phase-Locked Loop
by: Hung-Jen Chien, et al.
Published: (1999)

Comparing Digital Phase-Locked Loop and Kalman Filter for Clock Tracking in Ultrawideband Location System
by: Qian Gao, et al.
Published: (2018-01-01)

MODELING AND SIMULATION OF CLOCK DISTRIBUTION NETWORKS USING DELAY-LOCKED LOOPS
by: RAVI, MAHESWARI S.
Published: (2006)

Design of Fast Lock Clock and Data Recovery Architecture
by: Xinag-hao Hong, et al.
Published: (2007)

Optimization of Low Power Phase-Locked Loop Design
by: DIARY Sulaiman
Published: (2020-05-01)

GHz Phase-Locked Loop Design with Low-Power
by: Chih-Ming Chang, et al.
Published: (2005)

Timing Recovery on Multipath Fading Channel Using Digital Phase Locked Loop
by: Chang, Cheng-Hseng, et al.
Published: (1998)

Cannot write session to /tmp/vufind_sessions/sess_oi4tanbsnc8tlvvbf02i1iaf67