Design and Implementation of a Pentium Compatible Data Cache
碩士 === 國立雲林科技大學 === 電子工程與資訊工程技術研究所 === 87 === The data cache plays a more and more important role in the design of microprocessors in resent years. A continuing trend in the design of computer systems is the widening gap between the microprocessor and the memory speeds. This speed discrep...
Main Authors: | Phil-Hsu, 許懷仁 |
---|---|
Other Authors: | Chung-Ho Chen |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32602677106616247415 |
Similar Items
-
HARDWARE IMPLEMENTATION OF LEVEL TWO CACHE CONTROLLER IN PENTIUM
by: Wei-Chuan Tung, et al.
Published: (2000) -
Implementation and performance simulation of a pentium multiprocessor system
by: Lin, Feng Fu, et al.
Published: (1996) -
Efficient Implementation of Morphological Image Processing onPentium Machines
by: Jau-Liang Chen, et al.
Published: (2001) -
THE DESIGN AND IMPLEMENTATION OF A X86 COMPATIBLE INSTRUCTION CACHE
by: Lu- Jaming, et al.
Published: (1998) -
Experiments with the pentium Performance monitoring counters
by: Agarwal, Gunjan
Published: (2005)